I. INTRODUCTION
The ever-increasing trend towards denser and faster ICs has resulted in embedded logic blocks with low controllability and observability that need to be tested at speed in order for the whole chip to become a viable product. Built [1] [2] [3] [4] [5] [6] , and is expected to become one of the major objectives in the near future [7] .
There are cost, reliability as well as technology related issues motivating for power and heat dissipation minimization during test application:
Cost Issues: Consumer electronic ICs typically require a plastic package. This imposes a strong limit on the energy that can be dissipated. Excessive dissipation during testing may also prevent periodic testing of battery operated systems that use an on-line testing strategy.
Reliability Issues: Although there is a significant correlation between consecutive vectors applied to a circuit during its normal operation, the correlation between consecutive test vectors is significantly lower. Therefore the switching activity in the circuit can be significantly higher during testing than that during its normal operation [3] [4] . The latter may cause a circuit under test to be permanently damaged due to excessive heat dissipation or give rise to metal migration (electro-migration) that causes the erosion of conductors and leads to subsequent failure of circuits [8] .
Technology Related lssues: The multi-chip module (MCM) technology which is becoming highly popular requires sophisticated probing to bare dies for fully testing them [9] . Absence of packaging of these bare dies precludes the traditional heat removal techniques. In such cases, the power dissipated during testing can adversely affect the overall yield, increasing the production cost.
A more detailed presentation of the motivations for low power dissipation during test application can be found in [3, 10] .
The authors of [10] present a modification of the well-known PODEM algorithm for deriving a test set with reduced switching activity between consecutive test vectors. A BIST technique for reducing the switching activity has been presented in [4] . The technique is based on the use of two LFSR TPGs operating at different speeds. In [5] [12] , the dominant today's technology. It has been reported (p. 8 of [12] ) that in high frequency CMOS circuits this accounts for at least 90% of the total power dissipation.
Denoting the power supply voltage by Vdd, the load capacitance at line by Ct, and the total number of transitions at line l by T(/), the above mentioned power dissipation component (denoted by PD) is given by the relation:
It is evident that the power dissipation can be reduced by reducing T(/). By reducing the number of transitions at the primary inputs of the circuit, it is expected that the total number of transitions at the lines of the circuit will also be reduced leading to lower power dissipation. However, depending on the circuit structure, the transitions at some primary inputs cause more transitions at internal lines than those caused by transitions at other primary inputs. A procedure has been presented in [4] [5] [11] , was investigated in [13] [14] . Recently, a BIST scheme for them was proposed [15] taking into account the cell fault model. It was considered that only one cell can be faulty at a time and that only combinational faults can happen. In [15] , the Test Pattern Generator (TPG) circuit consists of an 8-bit counter that goes through all of its 256 states (see Fig. 3 ). During testing, the 4 most significant bits of the TPG outputs are used repeatedly to form the multiplier input X while the remaining 4 [16] . In this work we consider n x n MBMs (n-2k), with sign generate that use carry save arrays of adders to add the partial products.
A n x n MBM is a combinational circuit with C-Testable MBM designs have been proposed in the past for the cell fault model [17] as well as for stuck-at, transistor stuck-6pen and stuck-closed fault models [18] . A BIST scheme, under the cell fault model, for RC-MBMs was proposed in [19] . FIGURE An 8-bit carry-propagate array multiplier (CPAM). 
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Unfortunately, the authors of [19] use carry propagate arrays of adders to add the partial products and furthermore they do not consider the low power dissipation objective. The TPG circuit of [19] is an 8-bit counter that goes through all of its 256 states as in the case of CPAM and CSAM (see Fig. 3 ). [22] , [8] and [23] . We will refer to these implementations as Cell 1, Cell 2 and Cell 3 respectively. The same implementations were used for the adders of the ripple carry adder at the last stage of the MBM.
The implementations considered for the r-cells, the pp-cells, the r_pp-cell, the l_pp-cell of the MBMs were taken from [24] . The carry look-ahead adder circuit considered in the case of CL-MBMs was taken from [25] .
The primary inputs weights for multipliers of various sizes for each of the possible cells were computed using relation (4) . Table I lists the weights for the 8 8 multiplier inputs for all the cells considered and indicates that the distribution of weights is independent of the specific full and half adder cell implementation. Comparing any possible pair of inputs, the one with the larger weight contributes more than the others to the power dissipation. Similar distribution of weights has also been observed in the larger multipliers. Hence, the same conclusions are also valid for the larger multipliers.
From Table I find a different set of redundant sequences for each one. In this case the smaller multipliers will have more redundant sequences whereas the bigger multipliers will have less redundant sequences. The second alternative is to examine all multiplier sizes of each structure in parallel and find a unique set of redundant sequences, independent of the multiplier size. This alternative is more suitable for highly regular structures such as the array and modified-Booth multipliers. Therefore, in this work we adopt the second alternative, keeping in mind however that this will result in a smaller reduction of the number of test vectors.
IV.1. Carry-Save Array Multiplier
Based on the information given in [15] , we have verified that among the 256 vectors that the counter TPG generates, counter outputs 0000 xxxx, 1000 xxxx and 1011 xxxx, where xxxx stands for all possible values, are redundant. Also in the range from 0100 0000 to 0100 1111 only the output 0100 1111 is required. This vector is used to apply the input 010 to some of the full adders of the right half part of the multiplier. We verified that this is achieved also by the counter output vector 1100 1111, hence the output 0100 1111 of the counter can also be removed. Therefore, the counter outputs 0100 xxxx can also be considered redundant.
From Figure 5 . The proposed TPG circuits were synthesized and their correct operation was verified by simulation.
In Tables IV-VI [26] report that there is a correlation between the power dissipation of a circuit assuming a zero delay and the power dissipation assuming a general delay model. Hence, using a zero delay approximation is reasonable. The reductions in the total power dissipation during testing are expected to be even greater if glitches were also taken into account, since the switching activity in the nodes of the multiplier is reduced significantly during the application of the test set by the proposed BIST schemes.
Besides the above, the test application time is also reduced by 25% in the case of CPAMs and CSAMs and by 28.9% in the case of MBMs with respect to the original BIST schemes proposed in [15 19, 21] .
Although the proposed BIST schemes can significantly cut down the power dissipated during test, the fault coverage may drop due to increased error aliasing, since every change of the test set implies new values for the error aliasing. Therefore, we need to verify that the fault coverage attained by the reduced test set, with respect to single stuck-at faults, remains at high levels.
To derive the fault coverage of the proposed schemes, with respect to single stuck-at faults, we applied fault simulation to 8 8, 16 
